This work proposes a direct sequence spread spectrum transmitter with high transmission range and efficiency for audio signals. It is shown that by choosing high process gain for spread spectrum signal the data could reach a range of 55km in the 2.4GHz ISM band. By employing a light modulation scheme, we have a relaxed SNR requirement for having a low bit error rate (BER) which translates to relaxed error vector magnitude (EVM) condition. Therefore a switching power amplfier (PA) is used in this work which improves the transmitter's efficiency while by taking PAs nonidealities into account we extracted the new equations to find the conditions to improve the efficiency compared to conventional zero current and zero current switching conditions. The PA efficiency is equal to 79.5% while having 30dBm output power. The mixer alongside power amplifier used in this work provide a conversion gain of 9 dB while having 16 dBm output compression point. The employed tunable quadrature oscillator has the ability to cancel phase and amplitude errors without comprimising the oscillator phase noise. The transmitter reaches an efficiency of 73.4% and an EVM of -32.75 dB.
INTRODUCTION 1
Wireless communications as a fast growing and widely spread technology with higher flexibility and lower cost compared to wired communications is an inseparable part of the modern life [1] [2] [3] . Among various methods of multiple access, direct sequence spread spectrum (DSSS) systems gain popularity nowadays. Because of using pseudorandom codes to spread the baseband data, communication is very hard to intercept [4] , and also low power density imposes very little noise to near communication bands. The use of orthogonal spreading code also makes the system tolerant in facing jammers [5] . The usual architectures for a transmitter design are direct conversion, modern direct conversion and heterodyne architectures.
The heterodyne architecture performs the signal upconversion in two steps so that the LO frequency remains far from the PA output spectrum [6] . Because the I/Q upconversion occurs at a significantly lower *Corresponding Author Email: s.seifi65@yahoo.com (S. Seifi) frequeney than the carrier, it exhibits smaller gain and phase mismatches. Also the upconverter frequencies are quite far from the signal output spectrum, therefore the injection pulling is not an issue here but on the other hand the mixing spurs caused from the two upconverters would pollute the output spectrum. Because of the image problem, a baseband filter is also needed which alongside the two upconverters would increase the cost and needed chip area [6] .
Direct conversion transmitters on the other hand directly translate the baseband spectrum to the RF carrier frequency. In this architecture, the upconverter is followed by a PA and a matching network whose role is to provide maximum power delivery to the antenna and filter out-of-band components that result from the PA nonlinearity [6] . The simplicity, low power consumption and needed chip area makes direct conversion transmitters gain attention among RF designers [7, 8] .
Because of the direct translation to the RF frequency there are no mixing spurs in the output spectrum but the quadrature mismatches which are a result of the mixer and oscillator mismatches [9, 10] are of importance because of high frequency implementation compared to heterodyne transmitter. The equality of upconverter and output spectrum center frequency makes LO pulling another issue to consider for the designers [11, 12] . Although the differential Power amplifier and symmetrical layout design can reduce the LO pulling significantly [6] . To overcome the LO pulling, modern direct conversion transmitters are proposed which choose the oscillator frequency far from the carrier frequency. The frequency division and mixing structure do so by choosing the LO frequency twice the frquency of carrier [13] which not only greatly reduces injection pulling but also readily provides quadrature phases for the carrier but because of the upconverter implementation at twice the operating frequency the divider speed could be the design bottleneck. Other approaches to reduce the LO pulling are the self mixing and single sideband mixing architectures [14, 15] . Self mixing basically uses a divide by two circuit and then mixes the LO with the dividers output to reach 3/2 times the LO frequency. This approach reduces the LO pulling but there is the image problem in 1/2 LO frequency which dissipates half the generated power and must be filtered that adds to the cost, complexity and the chip size. The single sideband architecture mixes two sufficiently far LO frequencies from the carrier to reduce the injection pulling. The two oscillators are implemented in the lower frequencies which reduces the parasitics effects but the need for two quadrature oscillators not only increases the cost and chip size but also introduces more mismatches to the output spectrum. In addition, the mixing spurs due to the two mixers would also pollute the output spectrum.
The mentioned architectures each have some advantages over others but because of its low cost, high efficiency and relative clean output spectrum, the direct conversion architecture is used in this work to implement the spread spectrum transmitter. Figure 1 shows the block diagram of the transmitter.
The rest of the paper is as follows. In section 2 the system design parameters are derived with focus to have the best possible range among the license free bands. Section 3, discusses the design of the power amplifier and shows that in presence of nonidealities the conventional conditions for efficiency is not true and then finds the best efficiency for the target output power. Proposing new conditions for improving PA efficiency (the most power hungry block of the transmiter) is the main contribution of this work which significantly improves the overall transmitter efficiency. Sections 4 and 5 focus on the upconverter alongside quadrature oscillator which is needed for frequency translation. Finally section 6 illustates the designed transmitter characteristics and section 7 discusses the conclusions of this work. 
As it can be seen the range of transimission is inversely proportional to the frequency. So the frequency should be high enough to provide the needed bandwidth but not too high to limit the transmission range. Not to mention that implementing circuits in higher frequencies pose some challenges for the designer. Table 1 shows the ISM license free bands all around the world. The spectrum numbers 1, 2 and 3 could not provide enough bandwidth for a spread spectrum system and number 6 limits the transmission range because of the high center frequency. So the remaining spectrums are 2.4 and 5.8 GHz. The transmitted power limit for these two bands is 1 W.
According to (3) , to increase the transmission range the received signal power density is considered 10 times lower than the noise. This will also prevent the signal to jam other receivers. Using this fact and (3) will give us 55 km transmission range for 2.44 GHz while 5.8 GHz band could only reach 16 km. Therefore, in terms of transmission range the 2.44 GHz band is a better choice.
On the other hand the low received power makes it hard to accurately detect the data. To further investigate this, receiver chain is depicted in Figure 2 .
As it can be seen in Figure 2 , the received signal (Pr(R)) is first amplified by LNA and then downconverted by the mixer to reach the processor (Pd(R)). Pd(R) which is spread across B then is multiplied by the spreading code to translate the received signal to the narrowband version (BW). This will increase the signal SNR and facilitates the detectability process. The ratio of the spread (B) to narrowband signal (BW) bandwidth is called process gain and can be defined as Equation (4).
It is obvious that greater process gain could improve the received signal's SNR to be more detectable by the receiver. The signal to noise ratio after processor (SNRp) can be defined as Equation (5) [6] .
NF 10logn
where, SNRR is the signal to noise ratio before recevier and NF is the receiver's noise figure.
To accurately detect the received signal, SNRp should be higher than the minimum SNR needed to achieve the desired BER (bit error rate). BER is expressed by Eb/N0 in which Eb is the bit energy and N0 is the noise power density which also relates to M-PSK signal SNR by Equation (6). Figure 3 shows the BER versus Eb/N0 for different M-PSK modulation schemes [17] .
By using Equation (6) and Figure 3 the minimum SNR needed to achieve BER=0.001 for different modulation schemes is extracted and shown in Table 2 .
As it can be seen in Table 2 , more dense modulations need higher SNR to detect the data which in turn limit the room for NF (Equation (5)) and make the receiver harder to implement. Another solution is to choose a higher process gain which leaves little room for unspread data. So lighter modulation schemes would be a better choice. On the other hand, since asymmetrical spectrums need to be demodulated using quadrature downconverters [6] , the best choice for the modulation scheme is QPSK. Therefore Equation (5) can be rewritten for QPSK as Equation (7).
The receiver NF should be low and the process gain should be high enough in order for Equation (7) to come true. For a 2048 spreading code length the process gain would be equal to 33dB which implies a 13dB room for receiver's NF that is quite reachable [6] . On the other hand 2048 bit spreading code leaves approximately 20KHz bandwidth for unspread data which can contain 40 kpbs raw data using QPSK modulation. This data rate is high enough to maintain an audio communication [18] . Table 3 shows the system design parameters of the transmiter. 
POWER AMPLIFIER DESIGN
Because of using light modulation scheme (QPSK) in this work there is no need for a linear power amplifier.
Since power amplifier is the most power hungry block of the transmitter, utilizing nonlinear PAs will significantly improve the transmitter efficiency. Among different switching (nonlinear) PAs, class D uses two switches which could theoretically reach 100% efficiency but the timing issues of the two switches and the problem of driving an ungrounded switch in high frequency deviates the results from the ideal case [19] . Class E PAs utilize only one switch which does not have class D timing problems and by applying zero voltage and zero voltage derivative switching conditions could reach the theoretical efficiency of 100% considering ideal switch [20] [21] [22] but the main problem for class E power amplifier is the high peak switch voltage. In fact, [23] showed that the peak switch voltage is equal to 3.6VDD which could reduce circuit reliability.
On the other hand class inverse E has 20% less peak switch voltage than class E and can achieve the theoritical 100% efficicency for ideal switch using zero current switching (ZCS) and zero current derivative switching (ZCDS) conditions [24, 25] . So, in this work we used inverse E power amplifier. Although the peak switch voltage is less than class E but it certainly passes 2Vdd and could cause circuit failure. So the stacked topology is used to relieve the voltage stress on the switch. Since PA nonlinearilties could increase the signal EVM which deteriorates BER, the PA is desinged to have a differential topology. Figure 4 shows the stacked differential inverse E power amplifier.
The circuit in the gray dashed area provides the bias needed for M2. While M3 reduces the voltage stress on M2. The DC block capacitor eliminates the output DC A balun is used to convert the differential signal to single ended to be suitable for the antenna. The previous works for inverse E PAs consider an ideal switch so the optimal conditions for best efficiency would be ZCS and ZCDS but in reality the switch has finite resistance and capacitance associated with it which degrades the efficiency so the ZCS and ZCDS may not be the best choices. The effect of parasitic capacitance and resistance would be more noticeable when the switch is stacked to avoid voltage stress. So here we first find the equations needed for designing the PA considering arbitary values for current switch and its derivative in transistion from ON to OFF state (we call them i0 and s0 respectively) and extract efficiency versus these two parameters to show that ZCS and ZCDS conditions are not the best choices for efficiency in presence of switch nonidealities. Because of the differential nature of the circuit, the half circuit should provide 500 mW, and M2 and M3 can be modelled by a switch with Csw and Rsw as equivalent switch output capacitance and resistance respectively. The simplified half circuit is shown in Figure 5 .
Note that the duty cycle of input voltage is equal to 50% and the switch is ON for (0<θ<π) and OFF for (π <θ<2π) and the LtankCtank resonator quality factor is high enough to consider Vload sinusoidal. So Equation (8) can be written for the output voltage [26] .
( )
where, VDD.a is the output voltage amplitude which is a factor of the power supply VDD and θ=ωt where ω is the operating angular frequency, t denotes time and φ is the phase difference between input and output voltage. The switch voltage can be written as Equation (9). In the ON state, the switch current flows through inductor Ls. Therefore, using Equations (8) and (9), the equation describing the switch current in the ON state can be found as Equation (10).
As mentioned before, the following assumptions are made for switch current in transition from ON to OFF state.
By using Equation (11) we could solve Equation (10) to reach Equation (13).
where, ifad and icnst is defined as Equations (14) and (15) .
The values of VDD and ω depend on the technological constraints and the operating frequency of the transmitter respectivley. Therefore, by choosing the values of i0, Rsw and s0 as the design parameters, the values of a, Ls and φ should be determined.
The first equation to determine a, Ls and φ is achieved by replacing Equation (13) into Equation (12) which leads to Equation (16) .
The switch is OFF for π<θ<2π, so in the start of the next period (θ=0) the switch current should be equal to zero. Applying this fact to Equation (13) 
The power dissipated in Rsw when the switch is ON can be derived as Equation (18). 
The power stored in the switch shunt capacitance in the transition from OFF to ON state is dissipated as well as the energy stored in Ls in the trasnsition from ON to OFF. The sum of these two terms is called PLoss,LC and can be found as Equation (19) .
where, Vsw0 is the switch voltage for θ=π and Csw is the switch shunt capacitance. Therefore, the total input power (PDC) is the sum of the dissipated power in Rsw, Ls, Cout and the output power and can be expressed as Equation (20) .
On the other hand PDC can be expressed as Equation (21).
By combining Equations (20) and (21) the third equation to determine the parameters a, Ls and φ can be derived as Equation (22).
So by using Equations (16) , (17) and (22) 
where, a1 and b1 can be found by Equations (28) Finally, the values of Ltank and Ctank depend on the tank's quality factor and can be found as Equations (30) and (31) .
By using the mentioned equations the inverse E power amplifer is designed for different values of i0 and s0. First the value of i0 is kept equal to zero and the efficiency is found for different values of s0. Then the s0 corresponding to the best efficiency is chosen and the same process for finding i0 which corresponds to the best efficiency is repeated with the previous stage s0. Figure 6 shows the theoretical and simulation results for efficiency versus s0 while i0=0. The power supply votage is equal to 1.8V while the switches aspect ratios are W/L=360µ/0.18µ. the output power and frequency are equal to 1W and 2.44 GHz as mentioned before.
As it can be seen the efficiency is not at its highest when s0 is equal to zero. This is because in this work we considered the switch nonidealities therefore the ZCS and the ZCDS conditions for the best efficiency are not true. As it can be seen in Figure 6 the best efficiency occurs for s0=-50mA/t so the efficiency is extracted for different values of i0 while s0 is equal to -50mA/t in Figure 7 . Figure 7 shows that the best efficiency occurs for i0=300mA and s0=-50mA/t. So the traditional ZCS and ZCDS conditions for the best efficiency in presence of the switch nonidealities are not true. Table 4 lists the circuit elements values for i0=300mA and s0=-50mA/t.
To ensure the circuit reliability the normalized voltages of the switches (according to Figure 4 ) is shown in Figure 8 . As it can be seen the voltages do not reach 2Vdd which will prevent the circuit failure. The PA output versus its differential input power is shown in Figure 9 . As it can be seen the Pin-1dB is equal to 6.4 dBm while for having 30 dBm (1 watt) output the PA input power should be equal to 13 dBm. This means that the PA gain compression would increase the output EVM but because of the light modulation scheme and the data only being in the transmitted signal's phase, the linearity requirements of the transmitter is relaxed and the EVM would not be compromised heavily. This will be shown later in section 6. Here, a double balanced passive differential mixer is used. To reduce the baseband signal bandwidth to 80 MHz a LPF filter implemented in the baseband processor is used which consists of a raised cosine filter with rolloff factor α=0.35. Figure 11 shows the time and frequency responses of the filter and Figure 12 depicts the input and output signal of the filter.
To sum I and Q parts, the Gm network consisting of M12-M15 is used. The tail current Im alongside the bias circuit (the dashed boxes) provide the needed bias for Gm networks while Ccp desensitize the bias point of the Gm networks from the output common mode level of the mixer and the Cbp provides the swing headroom needed for output voltage. The Gm network is also in charge of providing the necessary gain needed for the mixer signals to drive the PA therefore plays the part of preamplifier. The Lm-Cm tank alongside PA's input capacitance provides the bandpass filter to select the 80 MHz desired bandwidth. Also the differential architecture improves the linearity of the mixer which in turn enhances the EVM.
The mixer gain can be found as (32) and circuit elements values are listed in Table 5 . 
where gm12-15 is the M12-M15 transconductance, RpLm-Cm is the equivalent parallell resistance of the Lm-Cm resonator.
As it can be seen from Figure 13 , the 1-dB compression point output power is equal to 16 dBm while from Figure 9 the mixer output power should be equal to 14 dBm for having 30 dBm PA output power. Therefore, the needed mixer output power is 2 dB lower than the 1-dB compression point and so it doesn not have significant effect on transmitter's EVM. Figure 13 . Mixer output power versus input IF power Figure 14 shows that the mixer conversion gain for 6 dB IF input power which results in 14 dB needed power for PA input is equal to 8.3 dB. The IF input power is provided by the baseband processor.
QUADRATURE OSCILLATOR DESIGN
The oscillator is responsible for providing the carrier signal. The I/Q mismatches could cause in phase and amplitude errors which in turn deviate the signal constellation from its ideal values and increase the EVM [6] . Studies show that mismatches among the LC tank elements are the main source of phase and amplitude errors [27, 28] . So to overcome this issue, we used the structure proposed in [29] which is shown in Figure 15 .
It is shown in [29] that by choosing K1=1/ K2 the phase and amplitude errors could decrease and even reach zero. To achieve this, the tune circuit (confined in grey box) is used. The constant Itune is divided between M13 and M14 according to ΔVtune=Vtune1-Vtune2. So by increasing Vtune1 , M11 drain current decreases while increasing current flowing through M12. The currents of M11 and M12 are mirrored to M9 and M10 respectively providing Icp1 and Icp2. It can be seen that for little values of ΔVtune, K1 woud be equal to 1/K2 fulfilling the Figure 15 . Tunable quadratue LC oscillator conditions for zeroing phase and amplitude errors [29] . To test this, mismatches between tank's inductor and capacitor is applied to the circuit ranging from 1 to 5% and the phase and amplitude errors with K1=K2 (without calibration) and K1=1/ K2 (with calibration) is extracted and shown in Figure 16 .
As it can be seen the phase and amplitude errors are cancelled by using the calibration method. To ensure that calibration would not impose excessive phase noise to circuit outputs, the circuit phase noise before and after calibration at 1 MHz offset is shown in Figure 17 . Figure 17 shows that calibration does not have any undesirable effect on the phase noise and therefore EVM would not deteriorate by using this technique. Figure 18 shows the shaped single ended I signal and the corresponding downconveted signal from PA output. As it can be seen the downconverted signal is quite the same as the shaped signal. To determine the quality of the transmitted signal, the EVM is measured and the corresponding constellation is depicted in Figure 19 . Figure 19 shows that inspite of the PA compression, because of the light modulation scheme the signals are quite distinguishable. The transmitter output spectrum is shown in Figure  20 . The power consumption of power amplifier is equal to 1.3W while the quadrature oscillator and mixer alongside preamplifier only consume 41 and 18 mW respectively. The transmitter characteristics are listed and compared with other works in Table 6 .
TRANSMITTER CHARACTERISTICS
As it can be seen in Table 6 , our work has the best efficiency. This is because firstly we choose a light modulation scheme which allows us to utilize a nonlinear PA and secondly we optimize the PA considering the switch nonidealities. Although the EVM for our work is higher than others but the light modulation relaxes the EVM requirements for signal recovery. 
CONCLUSION
In this work we designed a high efficiency, high range spread spectrum transmitter. By choosing a high process gain in the system level design we showed that the transmitter could reach a range of 55 Km while consuming 1.359 W. Because of using light modulation scheme we could employ an inverse class E nonlinear power amplifier which improves the transmitter efficiency significantly while our design takes PA's switching nonidealities into account to find the best conditions for efficiency. The double balanced passive mixer used in this work does not share into the transmitter compression while by choosing tunable quadrature oscillator we could cancel the phase and amplitude errors without compromising the phase noise. The EVM extracted for this work is equal to -32.75 dBc which is high enough to detect the received signal because of using QPSK modulation.
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